LOW-POWER AND AREA-EFFICIENT MODIFIED CARRY SELECT ADDER (MCSA) WITH SINGLE RCA & BEC

Ms. G .Rajarajeshwari Electronics and Communication Engineering SNS College of Technology Coimbatore, Tamilnadu, India *Mr. B. Praveenkumar Electronics and Communication Engineering SNS College of Technology Coimbatore, Tamilnadu, India* Ms. J. Anuinfancia Electronics and Communication Engineering SNS College of Technology Coimbatore, Tamilnadu, India

Abstract— The increase in the popularity of portable systems as well as the rapid growth of the power density in integrated circuits have made power dissipation one of the important design objectives. Adders are one of the most widely used components in integrated circuits(ICs), designing such efficient adders has been the goal in Very Large Scale Integrated (VLSI) design. Design of area and power efficient high speed data path logic systems are one of the most substantial areas of research in VLSI system design. In every digital adder, time required for the propagation of a carry through the adder decides the speed of the addition operation. The sum for each bit position in an adder is generated sequentially only after the previous bit position has been summed and a carry propagated into the next position. The Carry Select Adder (CSA) is used in many computational systems to alleviate the problem of carry propagation delay by independently generating multiple carries and then select a carry to generate the sum. However, the Carry Select Adder is not area efficient because it uses multiple pairs of ripple carry adders to generate partial sum and carry by considering carry input and then the final sum and carry are selected by the multiplexers. The basic idea of this paper is to use binary to excess converter instead of Ripple Carry Adder (RCA) with in the regular CSA to achieve lower area and power consumption. The main advantage of this Binary to Excess Converter (BEC) logic comes from the lesser number of logic gates than the bit full adder structure.

Keywords— Carry Select Adder (CSA); Ripple Carry Adder(RCA); Binary to Excess Converter(BEC); Very Large Scale Integrated designs.

I. INTRODUCTION

Addition usually impacts widely the overall performance of digital systems and a all the arithmetic functions. Generally in every electronic application adders are most widely used. Multipliers, Digital Signal Processing (DSP) use this application to execute various algorithms.

Adders come in to the picture whenever multiplication operation is adopted. Millions of instructions per second are performed in microprocessors. So the speed of operation is the most important constraint to be considered while designing multipliers. Due to device portability, device should be designed for high performance and power consumption should be low. various devices like mobile, laptops and other lectronic devices requires more battery backups. An adder or summer is a digital circuit that performs addition of numbers. In modern computers adders reside in the arithmetic logic unit where other operations are performed [1][2][3].

Power dissipation is one of the most important parameter considered in all integrated circuits same as speed. Designing a efficient adder is of much concern for researchers same as that of the adders used as components in many circuits.

The comparison is done on the basis of three performance parameters i.e. area, speed and power consumption. This paper presents a modified carry select adder designed in various stages. The Results obtained from modified carry select adders are best in area and power consumption. The CSA is used in many computational systems to make the problem of carry propagation delay easier by independently generating the multiple carries and select a carry to generate the sum. However, the Carry Select Adder is not area efficient because it uses multiple pairs of Ripple Carry Adder to generate partial sum and carry by considering carry input as zero and one, then the final sum and carry are selected by the Multiplexers [4][5].

II. EXISTING SYSTEM

In a ripple carry adder the sum and carry out bits of any half adder stage is not valid until the carry in of that stage occurs. Propagation delays inside the logic circuitry are the reason behind this. Propagation delay is time elapsed between the application of an input and occurrence of the corresponding output.

Fig.1 shows the block diagram of conventional 16bit CSA. It has five groups of different size RCA.

© 2018 IJAICT (www.ijaict.com)




Fig 1 : Block diagram of 16 Bit CSA

The layout of a ripple carry adder shown in fig 2 is simple, which allows for fast design time, however, the ripple carry adder is relatively slow, since each full adder must wait for the carry bit to be calculated from the previous full adder.




Fig 1 : Ripple Carry Adder Circuit Diagram

The gate delay can easily be calculated by inspection of the full adder circuit. Each full adder requires three levels of logic.

III. PROPOSED SYSTEM

A Modified Carry Select Adder (MCSA) design is proposed, which make use of single RCA and BEC instead of using dual RCAs to reduce area and power consumption with small speed penalty. As the base of proposed design is that the number of logic gates used in BEC is less than that of ripple carry adder.

Thus BEC replaces the ripple carry adder with Cin=1 instead of using dual RCAs to reduce area and power consumption of the conventional carry select adder. To replace the n-bit RCA, an n+1 bit BEC is required. The importance of binary to excess converter logic comes from the large silicon area reduction when designing MCSA for large number of bits.




Fig 3 : Modified 16 Bit CSA

Fig 3 shows the structure of the proposed 16-b SQRT CSLA using BEC for RCA with $C_{in}=1$ to optimize the area and power [6][7].

IV. SIMULATION RESULTS BY XILINX ISE

Fig. 4 the simulation results are obtained from Modelsim, Xilinx and cadence. The cadence analog lab tool software provides virtuoso commands for the simulation of waveform.




Fig 4 : Output Waveform of CSA using Modelsim


The output waveform of 64 bit carry select adder using binary to excess converter is shown in the fig 4. we could see that the given input data is 64 bit and the output data obtained is 64 bit with the carry output.

Image: State in and D PPXX P P P P P P P P P P P P P P P P	Viinx - ISE - C/Viino91/claiclaise - [Synthesis Report]		
<pre></pre>	File Edit View Project Source Process Window He		28
State State <td< th=""><th></th><th>PPXXPS BED PY As BEIG PO PO</th><th></th></td<>		PPXXPS BED PY As BEIG PO PO	
Species Supervise Thang constraints: Methic press sharper for Class 'close' Species Supervise Thang constraints: Methic press sharper for Class 'close' Species Supervise Thang constraints: Methic press sharper for Class 'close' Species Supervise Species Supervise Species Supervise	(→) = 2 = 2 A 3 3 3 3 3 3 3 3	m) [
Check period 1.5Min (frequency 104.6000) Check period 2.5Min (SALCONNEW) Check period 2.5Min (SAL	Sources for Suthers / Independences		
Bigging (DAL)4 Digging (DAL)4 Bigging (DAL)4 Digging (DAL)	Image Content of the second	Total number of paths / destination ports: 210 / 210	
Name Restingting Control Therm for Space (A)_SOT(S). The Space (A)_SOT(S). The Space (A)_SOT(S). The Space (A)_SOT(S).		* Source: r00/s1/cout (FF)	
The second se	RC Sources 👸 Snapshots 🐧 Libraries		
	Processes Processes for RCA Resulter 64 to SQRT CSLA		
************************************	Add Existing Source	Cell:in->cut fanout Delay Delay Logical Name (Net Name)	
Total 1.416 1.916	E 🎾 Design Utilities E 🎽 User Constraints	LUT3:I1->0 1 0.612 0.000 r00/s2/cout_or00001 (r00/s2/cout_or0000)	
Construition Tanag constration (Mailla GMET) 18 MEMB for Class * foldet	Vew Synthesia Report		
Cfrace: 3.648c (dress of 2pts = 2) Cfrace: 3.648c (dress of 2pts = 2) Cfrace: 2.048c (dress of 2pts = 2) <td< td=""><td>COOCheck Syntax</td><td></td><td></td></td<>	COOCheck Syntax		
These "patient" copiers successfully Newsony (Newsony (N			
A MANDER: cleaning up deschere generande file C://linadii/cla/art falled: error deieting "C://linadii/cla/art": directory not uppy C C C C C C C C C C C C C C C C C C C	€C Processes	Design Summary RCA, Regular, S4(b), S0RT_CSLAx Synthesis Report	,
A MANDER: cleaning up deschere generande file C://linadii/cla/art falled: error deieting "C://linadii/cla/art": directory not uppy C C C C C C C C C C C C C C C C C C C	×		
🗟 Coski 🖉 Cos 🔏 Yanog 🗃 To Sell 🙀 Frie Res Resty			
🗟 Coski 🖉 Cos 🔏 Yanog 🗃 To Sell 🙀 Frie Res Resty	3		
Ready In 727 Call Linyy I		Gentin Files	
		A contraction	Ln 727 Cel 1 Ln yy Cel 1
	🔕 🚯 🖪 🗎 🤌 🛛		C R 6 1840

Fig 5 : Delay Output using Xilinx

© 2018 IJAICT (www.ijaict.com)

								VI	rtuo	500	Lay	out	Sulf	ke XI		iting	g: Ac	ide	r01	mux	lay	out										•)
aun	ch j	jie	<u>E</u> dit	¥iew	<u>C</u> re	əte	Vergy	Cogn	ectivi	ty Qr	otions	5 <u>I</u> 0	ols	Wind	0'NV	Ass <u>u</u>	ra 🛛	ace	Hel	р										cā	der	n c e
Þ			9	e	-	٥		×	0	8		»	망		19	>>	Wor	kspa	ice:	Classi	2				3	20						
5	-	-	15	6	332	8	»	Selec	t0	Sel(N)	:0	Sel(I)	:0	Sel(O):0	X:3	8.200	0	Y>3,	1000	dX:	-36.7	000	dY:-	3.400	0 0	ist 36	8572				
				•		•	•				•	•	•	•		•				•	•			•	•	•	•	•	•	•		-
																						•										
								۲°				1		1		(LI			. 0	1 🔟												
								-1	p.	<u>II</u> [IJ		ji ji	11	Ш		1	1	h	<u>u</u> n	1	Щ	m									
								H	10		0	TT.			ſ	0.0	1	10		1 0	1	4										
								1/	1		4	1	J.	4	1	1.				11	X	Ъ,										
								4	in-	- 11	ú.	÷1	1	ň	Ú.	D h	m.	4		tti	i Th	ú										
											4		١.	Å		mi	4	X	*	Πč.	2	47	1									
								-			·	Ш.			2				• 1		÷		İ									
											· 1	đ		1	Í							•										
									1	II.	ť?		p į					ľ		ÚA.	0.0	ПП	0	11								
										H	Ì		1	n l	1	άI.		í Ì,	ſ		đ	Ť										
								1			đ	ų.	1.	T	1	N.		- 1		4	T	ġ.										
								-69	n úr	-	n.	<u>_</u>		Ļ	-	n (li		T.			P	m										
								X	1			×N	L.	X	2	()iii		N.	M	1Å	D	$ \square $	Ì.									
								łW				ĸ	- 111			1			50	ĸ /			iù.									
								- 6	2.80																							
28	Å	2	ę					E.	2.0		×	1	1.1	6																		_
nous	e L:		Poin		62				1010	44					Tog	ile LS	10 X/1			L	ayout	XL T	oolba	2						R: Pop	-up h	denu
7) F	oint	at the	first	point	of the i													_		-											Cmd:	
] [E r	oot@	loca	lhos.	[Č] vir	tuoso			m 🕅	ux				- L:	w				d m	ux			C	Abi	out W	hat's					1



] /root/si			Virtu	ioso (R) Vis	ualization	& Analysis L Calculator	
ile <u>H</u> elp	Eile ∑ools ⊻ier	w Options (onstants <u>H</u> elp				cädence
tran: t tran: t	-427.78-12	vdc ⊖ vs idc ⊖ is • Wave ⊻	C lip 🖏 🐠	vn sp vn2 zp Append	⊖ vswr ⊖ hp ⊖ yp ⊖ gd ∎ [
tran: tran: tran: tran:	- 📮 🗈 Po	P 89 @2		Mi+ ME 9			Z 8 9 Z 4 5 6 *
tran: t tran: t t t t t t t t t t t t t t t t t t t	1975 Rn abs scosh scosh scoih scin adan adan adan adan adan bif compare	cross dB10 dB20 dBm delay deriv dftb drif dtyCycle evmQAM evmQAM evmQAM evmQAM flip freq_iter flipe fourEval freq_iter frequency ga	gac_gain gainBwProd gainBwProd gainMargin getAsciWave gmix gmix gmix gmix gmix gpc_freq gpc_gain gpc_gain gpc_freq gpc_gain groupDelay gt hamonic Freq histo inneg inneg inneg	Integ intersect ipn VRI ipn VRI in loadput log10 lob lob lob rc_greg nc_greg nc_greg nf nfin nfin nfin peak period_ltter phaseMargin	phaseNoise prd/bb pzbode pzbode pzbode real riseTime rms rms rms root s11 s12 s22 s22 settingTime sinh silewRate	spectal Prover spectrum spectrum software software langard Brief Mod Mod Mod Mod Mod Mod Mod Mod Mod Mod	1 2 3 m 0 x m x User 1 user 2 user 3 user 4
	Successful evalua	tion					
	əloc 🚺 virtu	10.000	LSW	🗟 8b adde		trace5:/net42 selected: double-clic	

Fig 7 : Delay Output using Cadence-Virtuoso

V. PERFORMANCE ANALYSIS

We proposed a new adder design concept called carry select adder for low power and for area reduction. The operations of adder are differentiated according to their logic.

With the slight modification CSA adder design can be used in a 128 bit CSA stages for further reduction of area. While providing better energy efficiency throughout the proposed CSA adder design incurs minimal area and performance penalties.

TABLE I Compariso	n of CSA	using	Xilinx
-------------------	----------	-------	--------

Adder	Existing CSA	Proposed CSA
Delay	9.159ns	2.129ns
Area	9916	180
Power	2425mw	81mw

Logic	Binary	Pass transistor
Delay	170.8E-12	-427.7E-12
Area	6213µm ²	$4710 \mu m^2$
Power	12.85mw	16.81mw

TABLE III Comparison of CSA using CADENCE tool

VI. CONCLUSION

Thus the designed carry select adder using gate level modification had given various changes in the delay, power consumption. The delay and power consumption for carry select adder designed using RCA and multiplexer is 9.159ns and 2425mw .At the same time the delay and power consumption for carry select adder which uses BEC and mux has 2.129ns and 81mw.Thus the delay is reduced by 7.03ns and power consumption is also reduced by 2344mw.

References

- [1] O. J. Bedrij, "Carry-select adder,"IRE Trans. Electron. Comput., pp.340–344, 1962.
- [2] B. Ramkumar, H. M. Kittur, and P. M. Kannan, "ASIC implementation f modified faster carry save adder,"Eur. J. Sci. Res., vol. 42, no. 1, pp.53–58, 2010.
- [3] T. Y. Ceiang and M. J. Hsiao, "Carry-select adder using single ripple carry adder,"Electron. Lett., vol. 34, no. 22, pp. 2101–2103, Oct. 1998.
- [4] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area," Electron. Lett., vol. 37, no. 10, pp. 614– 615, May 2001.
- [5] J. M. Rabaey, Digtal Integrated Circuits—A Design Perspective. Upper Saddle River, NJ: Prentice- Hall, 2001.
- [6] Y. He, C. H. Chang, and J. Gu, "An area efficient 64-bit square root carry-select adder for low power applications," inProc. IEEE Int. Symp.Circuits Syst., 2005, vol. 4, pp. 4082–4085.
- [7] Cadence, "Encounter user guide," Version 6.2.4, March 2008.

© 2018 IJAICT (www.ijaict.com)